IRC logs for #openrisc Friday, 2015-08-07

--- Log opened Fri Aug 07 00:00:49 2015
andrzejrI've added ISIM support to fusesoc but: WARNING: This is a limited version of the ISim. The current design has exceeded the design size limit for this version and the performance of the simulation will be derated. Please contact your nearest sales office at or visit the Xilinx on-line store at if interested in02:08
andrzejrpurchasing the full, unlimited version of this simulator.02:08
andrzejralso, it does not support VPI so some modules have to be removed from ORPSoC02:13
andrzejrIt can simulate encrypted Xilinx secureip models, though. If anyone wants to try it, I have pushed it to:
juliusbsomeone needs to slap Xilinx and remind them they sell silicon, not software08:55
stekernI wonder how much of their revenue comes from sw licenses though09:48
-!- Netsplit *.net <-> *.split quits: jonmasters, heroux, pecastro, zuz10:45
-!- Netsplit over, joins: pecastro, heroux, zuz, jonmasters10:49
ndrw1so, what is the best board for orpsoc? I see DE1 and DE0_nano are getting a lot of attention. I want have so spare capacity for application specific stuff, which is why I started with Artix7 but I'm tired with all the the tooling problems11:43
-!- Netsplit *.net <-> *.split quits: heroux22:49
-!- heroux_ is now known as heroux22:49
andrzejrAll three Icarus verilog bugs that prevented compilation of the new MIG DDR2 I/F are now fixed in git. These guys are fast.22:57
andrzejrObviously the encrypted modules do not work but I can disable PHY (they are all related to Serdes and phase interpolators) and at least simulate the system-side of the DDR2 I/F.22:58
--- Log closed Sat Aug 08 00:00:50 2015

Generated by 2.15.2 by Marius Gedminas - find it at!