--- Log opened Fri Aug 29 00:00:28 2014 | ||
stekern | the "close and comment" and "comment" buttons are all too close to each other | 03:08 |
---|---|---|
stekern | on github | 03:08 |
stekern | especially this early in the morning | 03:08 |
stekern | hesham: can you try the latest commit I just added? | 09:08 |
hesham | stekern: The revert one? | 09:08 |
stekern | no, the one after that | 09:09 |
hesham | Sure I will give a try now | 09:09 |
stekern | the revert actually failed here too (but it has worked before), only removing one of the constraints made it build on my 14.7 ISE | 09:09 |
hesham | I hope it works for me, is there any flags I can add to make the building process parallel? like "make -j8" it takes too long | 09:11 |
stekern | I don't really know what the root issue is, the fails seem pretty random | 09:11 |
-!- Netsplit *.net <-> *.split quits: enghong_, rjo | 09:16 | |
-!- Netsplit over, joins: enghong_, rjo | 09:17 | |
-!- Netsplit *.net <-> *.split quits: blueCmd, tariq786, jeremybennett_ | 09:17 | |
-!- Netsplit over, joins: blueCmd | 09:22 | |
hesham | stekern: The same problem :/ | 09:31 |
stekern | hesham: for now, the only 'solutions' I can suggest are to either upgrade to 14.7 (that seems to work (by luck)) or just disable the hdmi | 09:42 |
hesham | stekern: I may have connection problems with downloading the 14.7 version, I'd leave this solution to the last. How can I disable hdmi? | 09:43 |
stekern | it seems ISE randomly comes up with routings that's not possible for that signal for some reason, I bet it's possible to solve it in some reasonable way | 09:43 |
hesham | I just need UART, CPU core, timer, and basic stuff to run RTEMS on | 09:43 |
stekern | ...unfortunately, while I still have my atlys board, it's broken, so I can't do any testing off more elaborate changes :/ | 09:44 |
hesham | I just need to get the .bit file, no need that you run it personally | 09:45 |
hesham | How can I disable hdmi? | 09:45 |
stekern | yes, I can take a look later at trying to fix this more properly (with your help testing the changes) | 09:46 |
stekern | first: https://github.com/openrisc/orpsoc-cores/blob/master/systems/atlys/rtl/verilog/include/orpsoc-defines.v#L10 | 09:46 |
hesham | And of the same problem happens, can I use orpsocv2? I tried so but it used some or32-elf-* stuff | 09:46 |
stekern | comment that line out | 09:46 |
stekern | then comment out everything related to the hdmi in the .ucf | 09:46 |
hesham | Ok | 09:47 |
hesham | If some of these trials were successful, I may make a pull request or just tell you what was the commented lines that solved the problem | 09:48 |
hesham | Thanks | 09:48 |
olofk | stekern: I looked at a few Xilinx answer records yesterday that looked related. They suggested some alternative solutions, but the problem is that their code used an explicit BUFIO2 instance, while it looks like the code in the atlys port just infers one | 09:54 |
stekern | olofk: how did you come to the conclusion that it's related to BUFIO2? | 09:59 |
olofk | http://www.xilinx.com/support/answers/56113.htm | 10:05 |
olofk | ...and a few others | 10:05 |
stekern | but that is another issue, no? | 10:05 |
olofk | Ah ok. I just looked at the description in FuseSoC issue #45 | 10:06 |
stekern | that was fixed with this commit: https://github.com/openrisc/orpsoc-cores/commit/2dd93fe0ecff025fadb87a5d99dcc9a868b34aef | 10:06 |
stekern | why is that issue even showing as opened on the main issue page? | 10:07 |
olofk | Because the comment and close buttons are too close to each other? ;) | 10:08 |
stekern | ah, it *is* opened, the 'closed' only refer to the orpsoc issue | 10:08 |
stekern | can you close that? | 10:08 |
stekern | s/opened/open | 10:09 |
-!- Netsplit *.net <-> *.split quits: rah, dalias, knz, xlro | 10:09 | |
-!- xlro` is now known as xlro | 10:09 | |
olofk | done | 10:11 |
stekern | thanks | 10:29 |
-!- rah_ is now known as rah | 10:36 | |
stekern | next chapter in my input redirecting endeavour: https://github.com/skristiansson/grabber/blob/master/main.c | 11:14 |
stekern | to grab the mouse/keyboard on the host while redirecting it to the sockit | 11:15 |
stekern | it's hard to not click anywhere important on the host otherwise ;) | 11:20 |
--- Log closed Fri Aug 29 11:28:30 2014 | ||
--- Log opened Fri Aug 29 11:28:44 2014 | ||
-!- Irssi: #openrisc: Total of 43 nicks [0 ops, 0 halfops, 0 voices, 43 normal] | 11:28 | |
-!- Irssi: Join to #openrisc was synced in 23 secs | 11:29 | |
-!- heroux_ is now known as heroux | 11:30 | |
hesham | stekern: The HDMI removal solved the problem and I got the .bit file. Next step is to test the design on the board with a bare-metal simple app. | 11:39 |
maxpaln | Howdy, I am getting curious data width mismatches when trying to use the new wb_intercon system | 14:34 |
olofk | Is it for the 8-bit slaves? | 14:35 |
maxpaln | yes | 14:35 |
maxpaln | I am using the de0_nano board setup as a template - I have copied the wb_intercon.conf file largely as-is apart from removing the unused peripherals | 14:35 |
maxpaln | but I get messages like this from the simulator: | 14:35 |
maxpaln | Length of connection (8) does not match the length of port "wbm_dat_i" (32) on instance "/orpsoc_testbench/dut/i_orpsoc_top/wb_data_resize_uart0" | 14:35 |
maxpaln | I can see in the wb_intercon.vh file that the signal attached to wbm_dat_i really is defined as an 8-bit signal: | 14:36 |
olofk | I thought _franck_ had fixed that, but the bug is probably still there. Just change the width of the dat_i/dat_o ports for the 8-bits slaves manually | 14:36 |
olofk | In wb_intercon.v and wb_intercon.vh | 14:36 |
maxpaln | ah, ok - | 14:36 |
hesham | Any hints for how to run openOCD (command line and interface scripts) for to connect to and debug the mor1kx on Atlys board? | 14:41 |
olofk | hesham: What kind of JTAG interface are you using? | 14:43 |
maxpaln | olofk: a second question, the orpsoc_top for the de0_nano board instantiates the wb_data_resize() module to resize the 32-bit bus. Is this necessary now? I ask because I am getting port width mismatches on an instantiation of wb_data_resize() from within wb_intercon. | 14:44 |
hesham | Digilent | 14:44 |
olofk | maxpaln: No, that's a leftover from before wb_intercon_gen did that by itself | 14:44 |
olofk | hesham: I've been using this (from the openocd build dir) ./src/openocd -f ./tcl/interface/altera-usb-blaster.cfg -f ./tcl/board/or1k_generic.cfg -s ./tcl | 14:46 |
olofk | I think you should use something similar, but replace the altera-usb-blaster-cfg with your adapter | 14:46 |
hesham | olofk: Thanks I find only one digilent interface, hope it's that one. | 14:47 |
maxpaln | aha - ok. so I can just connect the 'wb_m2s_<>* signals directly to the peripheral - and they automatically get resized. Graet. | 14:47 |
olofk | maxpaln: Are you using the latest orpsoc-cores? I think it was a while since we removed the last wb_data_resize block from the top-level | 14:48 |
olofk | And also, I did some cleanup of the de0_nano port. Nothing major though | 14:48 |
-!- dalias_ is now known as dalias | 14:53 | |
maxpaln | ok, I think my probl;ems were causd by me including the wb_data_resize in my orpsoc_top. | 14:54 |
maxpaln | Once I removed that, I had to back-out the manual changes in wb_intercon and the bus widths now match | 14:55 |
olofk | ah. great | 14:56 |
maxpaln | The atlys port would have been a better template :-) It doesn't use the wb_data_resize in my checkout | 14:56 |
maxpaln | simulation running - fingers crossed :-) | 14:57 |
olofk | c00l | 14:57 |
olofk | What sim are you using? | 14:58 |
maxpaln | just the or1200-simple at the moment, I'll do something more ambitious once everything is hooked up correctly. | 14:59 |
maxpaln | or if you wanted to know which SW, I am running Aldec's Riviera | 14:59 |
olofk | That was what I wanted to know :) | 14:59 |
maxpaln | I'm gonna plan to add support for it to fusesoc - it's basically identical to Modelsim with a few switches difference | 15:00 |
olofk | I want to add support for a crapload of tools in FuseSoC | 15:00 |
olofk | Great! | 15:00 |
maxpaln | Its the best sim I have access to (and probably the most used amongst my customer base) so it makes sense to add it. | 15:00 |
olofk | I added support for CVC from Tachyon DA a few weeks ago. It wasn't very much work to do that so I suspect you could get riviera going quite quickly | 15:01 |
maxpaln | darn - x's in my sim, I expected it but the reality always galls. | 15:02 |
maxpaln | whoop - that was simpler than I expected! Working simulation :-) | 15:05 |
olofk | Nice to hear. You can soon look forward to those blinking LEDs | 15:05 |
olofk | http://www.eeweb.com/rtz/moment-of-truth | 15:05 |
olofk | I probably linked to that fifteen times, but I like it because it sums up everything about embedded/digital design :) | 15:08 |
hesham | olofk: Can I use JTAG programming interface with the cable (USB-MicroUSB) comes with the Atlys board for OpenOCD connection? | 15:11 |
olofk | hesham: I think so, but not straight away | 15:13 |
hesham | Here it's http://www.digilentinc.com/Products/Detail.cfm?Prod=JTAG-HS1 and there is a script called ./tcl/interface/digilent-hs1.cfg | 15:13 |
hesham | But I got an error: Error: The specified debug interface was not found (ft2232) | 15:13 |
hesham | The run command is: "openocd -f ./tcl/interface/digilent-hs1.cfg -f ./tcl/board/or1k_generic.cfg -s ./tcl" | 15:14 |
olofk | Has your OS detected the digilent cable? | 15:14 |
hesham | You mean enumeration ? djtgcfg enum | 15:14 |
hesham | Device: heshamelmatary | 15:15 |
hesham | Product Name: Atlys | 15:15 |
hesham | User Name: heshamelmatary | 15:15 |
hesham | Serial Number: 210178500443 | 15:15 |
hesham | I am using it to program the FPGA board (both .bit and .mcs) files | 15:15 |
olofk | aha | 15:15 |
olofk | or wait... which cable? The HS-1, or the microusb? | 15:16 |
hesham | Are not they the same? | 15:16 |
olofk | The link you sent was for an external JTAG adapter | 15:17 |
hesham | No I mean the USB/ microUSB cable that comes with it | 15:18 |
hesham | I thought they are the same | 15:18 |
hesham | it=Atlys board | 15:18 |
olofk | I think that the microusb port that can be used for programming the FPGA also can be used to connect openocd | 15:23 |
maxpaln | quick question: my orpsoc-defines.v has a bunch of arbiter watchdog defines - they were used by the old arbiter. Before I go and remove them I wanted to check that they were really not necessary. I can't find anywhere that they are used but the new arbiter is spread over several files. | 15:24 |
olofk | But I would assume that this is connected to the internal JTAG pins in the FPGA, so that you will have to instantiate a xilinx bscan (I think that's what they're called) primitive instead of connecting the JTAG tap to external pins | 15:24 |
olofk | maxpaln: No watchdogs in the new arbiter. | 15:25 |
maxpaln | good - I'll get rid of the defines :-) | 15:25 |
olofk | Should implement them at some point, but they won't be controlled by `define's when that happens | 15:25 |
olofk | You know all those kittens that god killed? That was because people insisted on using a `define instead of a nice and clean parameter | 15:26 |
olofk | hesham: So for the current atlys system, the easist way would be to hook up an external JTAG adapter (given that you got one) to the pmod port that exposes the JTAG pins | 15:28 |
hesham | olofk: I would be thankful if you can suggest an external JTAG adapter to buy? | 15:30 |
hesham | I also found some one asking about the same issue here http://comments.gmane.org/gmane.comp.hardware.openrisc/1759 | 15:31 |
olofk | hesham: Sorry. I don't have any since I returned my ORSoC JTAG cable, but I think someone else might know | 15:31 |
olofk | And it might be possible to get the uUSB port working with openocd. We're using that approach on the Altera boards | 15:32 |
hesham | I will search for a solution for this. Thanks olofk | 15:32 |
olofk | Good luck. Let me know if you come up with something | 15:34 |
olofk | If I get some time I'll try to get it running on my LX9 Microboard. That's probably very similar to the Atlys in this regard | 15:35 |
hesham | olofk: Would the new feature mentioned here http://openocd.sourceforge.net/ specifically "Xilinx BSCAN_* for OpenRISC support" have something relates to my problem? | 15:43 |
olofk | hesham: Yes, probably, but there are a few layers here. God, this is hard to explain without a pen and paper :) | 15:44 |
hesham | I will have to investigate and give it some trials. Hopefully, I will come back again and tell you I found a solution ;) | 15:45 |
olofk | We're all hoping for that :) | 15:45 |
olofk | And some of the complication is due to the stupid fucking retarded braindead proprietary JTAG interfaces that the FPGA vendors use | 15:46 |
olofk | WHY?!?!?! | 15:46 |
hesham | To sell out more JTAG Adapter products ? | 15:47 |
olofk | Well, actally not, since you're using regular USB-microUSB cables | 15:51 |
stekern | I don't anyone have succeded to run openocd over the digilent interface | 16:21 |
stekern | s/don | 16:22 |
stekern | 't/don't think | 16:22 |
stekern | someone tried a while ago, but I don't think he got it working | 16:22 |
stekern | not sure how hard he tried though | 16:22 |
stekern | now when I got my nice grabber, I only need another util to capture the events and merged them into one stream | 16:25 |
stekern | -d | 16:25 |
olofk | stekern: Ah ok. I thought that the Digilent hw supported the Xilinx protocol (equivalent to Altera Blaster, can't remember what it's called) as well | 17:57 |
olofk | I'm thinking of moving orpsoc-cores soon | 18:07 |
olofk | The proposed plan looks something like this | 18:07 |
olofk | 1. Clone the repo to a fusesoc-core-lib repo (or something like that) | 18:08 |
olofk | 0. Implement the submodules stuff from blueCmd | 18:09 |
olofk | No.. scratch 1 | 18:09 |
olofk | Hmm.. did I even think this through? | 18:10 |
olofk | Plan B | 18:10 |
olofk | 1. Keep everything as it is until I have got a good night's rest | 18:10 |
olofk | 4. Profit | 18:10 |
olofk | Anyway, the idea was to just keep the openrisc-based board ports in the openrisc organization and pull that in as a submodule from a base library | 18:12 |
stekern | hmm, ok | 18:17 |
stekern | I'm not sure I understand why you're so eager to move stuff away from the openrisc organization, but it's your baby so it's up to you what you do with it | 18:19 |
stekern | I mean, even if it's not strictly openrisc specific, it's development is kind of driven by the openrisc community. So it's not entirely out of place under its umbrella I think. | 18:24 |
stekern | but... meh | 18:25 |
stekern | =P | 18:25 |
olofk | No, I know. And it's not like it's too much stuff to manage in a single repo | 18:32 |
olofk | The reason why I started thinking about it is that I want to add a simple "fusesoc init" that downloads the base repo and writes a default fusesoc.conf to make installations a bit more automated | 18:33 |
olofk | And I thought that once I do that, I want to have the name and location for the base core library set in stone | 18:33 |
olofk | But it's not a big deal anyway. Can always change it later on if that should be required | 18:34 |
olofk | I want to put out a new release before orconf, so if anyone wants a feature for that, now is the time to shout | 18:36 |
stekern | not from the top of my head | 18:44 |
stekern | does anyone need anything from 2 broken laser printers, 3 broken ink printers, 1 broken 26" flat screen tv, 2 broken 19" flat screen monitors, 5 broken dvd players, 3 broken vhs players, 2 broken cd players or a *working* 24" crt tv? | 18:47 |
stekern | my wife's father recently passed away, and I got the task to go through all the electronics he left, seems he was even worse at throwing stuff away than me... | 18:48 |
olofk | Sorry to hear that | 18:51 |
olofk | But you got enough lasers to destroy Alderaan at least | 18:51 |
olofk | You can just bring the stuff to orconf, and take back anything that no one wants :) | 18:53 |
poke53281 | stekern: Looks like he had a big cellar. My suggestion would be to throw it away. | 19:02 |
stekern | I think I'll load it in the car and take it to the recycling station | 19:03 |
poke53281 | He broke a lot of flat screens which is a little bit unusual. | 19:03 |
blueCmd | stekern: just break out the broken factor and sell what's inside the paraenthesis | 19:03 |
stekern | he didn't have a big basement, he was storing all the stuff in his small apartment | 19:06 |
olofk | I would go office space on the printers if I were you | 19:06 |
stekern | but, last I cleaned my "home office" (aka scrap heap) I threw away 2 14" crt tv's, 1 19" crt monitor, 5 broken computer PSUs and 2 digiboxes | 19:09 |
stekern | it's hard to throw stuff away ;) | 19:14 |
stekern | you never know when you might need 5 broken PSUs | 19:14 |
olofk | You need them the day after you threw them away. That has always been true, and will always be true | 19:15 |
poke53281 | 4 years ago I had around 5 meters of magazines. Throw most of it away. Felt better after this. And so far never missed it. | 19:15 |
poke53281 | Ok, I throw them away, after I had everything online or on a DVD. | 19:16 |
olofk | As long as no one touches my Sound Blaster 16, I'm ok with throwing stuff away | 19:17 |
stekern | olofk: yes, but if you wouldn't have thrown them away, you probably wouldn't even have remembered that you had them. that's why it's true ;) | 19:18 |
olofk | Haha. True :) | 19:18 |
stekern | sound blaster 16, fancy. I think I still have my first PC sound card somewhere, a sound blaster pro | 19:19 |
olofk | But large things have some benefits. I still haven't located my small bag of assorted IC that I lost somewhere in the house around April | 19:19 |
olofk | Which would be the preferred linux toolchain right now? | 20:11 |
blueCmd | https://www.efabless.com/ wants to have a chat iwth me | 20:21 |
blueCmd | apparently very cheap (not sure what that means) ways to get to silicon | 20:22 |
olofk | The "Our vision" section looked a bit like the crazy mail that was sent out for the OpenRISC ASIC crowdfunding campaign | 20:22 |
-!- Netsplit *.net <-> *.split quits: tariq786, stekern, feddischson | 21:52 | |
--- Log closed Sat Aug 30 00:00:29 2014 |
Generated by irclog2html.py 2.15.2 by Marius Gedminas - find it at mg.pov.lt!