| juliusb | stekern: got the MMUified mor1kx running Linux now? :) | 00:04 |
|---|---|---|
| juliusb | you running verilator or on board? | 00:04 |
| stekern | juliusb: making progress, it's booting up until unpacking the initramfs | 07:22 |
| stekern | I'm running on de0-nano and using signaltap to debug | 07:22 |
| stekern | There are some things verilator is complaining about (circular connections that I for the life can't understand how it finds on those signals it claims) | 07:24 |
| stekern | atm it looks like I have some corner case when an exception occurs when a jump to a jump instruction is being performed | 07:38 |
| tgs3 | totall newbie question, how much it costs to get going on openRISC - to assemble small computer on 100% open hardware, that has e.g. USB port (for keyboard), VGA or DVI, ethernet, install linux on it and use it like a regular computer but 100% open hardware/firmware? | 15:24 |
| tgs3 | and is there everything open source including any BIOS if needed, or video firmare, network card firmware (if needed) | 15:24 |
| tgs3 | are there ready to buy openrisc CPUs or should one build general FPGA and then program it and does that include any non-open steps e.g. need for windows program for programmator? or is the FPGA itself a closed hardware | 15:25 |
| stekern | tgs3: no "ready to buy" openrisc chips available afaik | 17:00 |
| stekern | i've got dvi, ethernet, sound and usb-keyboard working on the digilent atlys board | 17:00 |
| stekern | but I wouldn't really "use it as a regular" computer | 17:01 |
| stekern | the fpga-tools are closed, but available on linux | 17:05 |
| tgs3 | stekern: well, dissapointing | 21:06 |
| tgs3 | stekern: how about making it into asic? what is needed? funds? | 21:07 |
| skyfex | tgs3: http://opencores.org/donation | 21:59 |
| skyfex | So yeah, funds | 22:02 |
| skyfex | I guess | 22:02 |
| skyfex | Seems to have stalled a bit | 22:02 |
| skyfex | I think my approach would be to design a board too, something like raspberry pi | 22:02 |
| skyfex | Have some kind of light GPU thing in the ASIC | 22:03 |
| skyfex | and then run a Kickstarter.. because then you'd have a product more people would care about | 22:03 |
| tgs3 | I would buy "like rasberry pi but 100% open source and hardware" if it includes all designs for every thing used from resistors to all chips and boards, all firmware, API, BIOS and everything | 22:03 |
| tgs3 | by open I mean at least gpl (but lgplg, bsd better) | 22:03 |
| tgs3 | *lgpl | 22:04 |
| tgs3 | yeah, why don't you kickstart it? | 22:04 |
| skyfex | Problem with Kickstarter now is you can't show off 3D renderings or anything.. so with images you'd need a finished prototype.. So I think you'd need to make a prototype with an FPGA first.. it's hard to get people to chip in when you don't give them a visual idea about what it would be like | 22:06 |
| tgs3 | skyfex: cloused source FPGA chip with closed tools sounds bad to me. is there any other alternative for now? | 22:06 |
| tgs3 | how about making a chip that is not ASIC, so that it doesnt require half milion (guessing) to get going | 22:06 |
| tgs3 | Im totall newbie in electronics, but wouldnt something less expensive then ASIC work here | 22:07 |
| skyfex | that's exactly what FPGA is | 22:07 |
| tgs3 | aren't there any open fpga | 22:07 |
| skyfex | You don't have to sell the FPGA-based prototype, you just use it to show how it would work, as a marketing tool for the Kickstarter | 22:08 |
| skyfex | Then when you get the funds from the Kickstarter you make the ASIC | 22:08 |
| tgs3 | ok, so I guess someone in community did created such computers? e.g. you said you did | 22:08 |
| skyfex | (I'm not stekern) | 22:08 |
| skyfex | Yeah, you could prototype it on the Atlys.. actually the Atlys has most of the things you'd want on a Raspberry PI-like OpenRISC board | 22:09 |
| tgs3 | sorry, I ment stekern indeed | 22:10 |
| skyfex | Only reason i suggested designing a custom board around an FPGA is because you could have something which was identical to what you would ship to Kickstarter pledgers, except the FPGA is swapped with an ASIC (well, and probably some other related changes) when you've gotten the ASIC back | 22:11 |
Generated by irclog2html.py 2.15.2 by Marius Gedminas - find it at mg.pov.lt!