|--- Log opened Thu Dec 31 00:00:26 2015|
|mor1kx||[mor1kx] bandvig pushed 1 new commit to marocchino_devel: https://github.com/openrisc/mor1kx/commit/6fafd3d62be4cd4b77031bde55aeef6279586248||10:42|
|mor1kx||mor1kx/marocchino_devel 6fafd3d Andrey Bacherov: Happy 2016 Year Release. The major achievement is that all modules, including LSU, DCACHE, Store Buffer, etc. are ready for more pipelinization. All RAM blocks are replaced with ones containing "enable" signal. And Read/Write conflict resolving is moved out from RAM modules. Both of these modifications are essential steps toward design of pipeline control logic for each pipelined module.||10:42|
|-!- Dan_ is now known as Guest67288||19:39|
|--- Log closed Fri Jan 01 00:00:27 2016|
Generated by irclog2html.py 2.15.2 by Marius Gedminas - find it at mg.pov.lt!