IRC logs for #openrisc Tuesday, 2012-06-19

-!- Jia` is now known as Jia05:34
jeremybennettstekern: I have updated the OpenRISC Wikipedia page to refer to the LLVM work. If you have a reference to where people can find that work, could you add it (
stekernjeremybennett: nice! I have actually started to document the work a couple of days ago on:
jeremybennettstekern: That's great and very clear. I wonder if you ought to name the page "OpenRISC LLVM", given there are other processors on OpenCores? I've added some text in the opening paragraph to make it clear this is about OpenRISC.13:28
jeremybennettAdded to Wikipedia13:31
stekernyeah, your change good. Although I don't think the other processors on opencores should write about their (possible) LLVM backends on the or1k wiki ;)13:46
stekerns/change/change is13:46
stekernthat wikipage is a WIP anyway, I'll write up some more info soon13:48
deowenhey there, I'm hoping I can get a quesiton answered regarding the openrisc jtag debugger, if there's someone knowledgable on the channel17:34
juliusbsure, what's the question?18:50
deowenmainly that that debugger is the only possible one to use for the OR debug interface19:24
deowenI'm running a Xilinx ml501 board19:25
stekernhmm, my llvm-built uclibc+busybox throws "Unknown signal"s at me...19:34
juliusbdeowen: ok, what's the issue? I did that port20:04
juliusband got the debugger working20:04
jeremybennettjuliusb: Are you going to this week's OSHUG?20:59

Generated by 2.15.2 by Marius Gedminas - find it at!