IRC logs for #openrisc Saturday, 2012-04-21

-!- Netsplit *.net <-> *.split quits: esg, Blok, derRichard, unicos, jonibo, O01eg, rolloTomasi, gmarkall, giuseppe, juliusb_, (+2 more, use /NETSPLIT to show all of them)02:06
-!- Netsplit over, joins: O01eg, derRichard, jeremybennett, juliusb_, nollan, unicos, gmarkall, rolloTomasi, jonibo, giuseppe (+2 more)02:11
-!- Netsplit *.net <-> *.split quits: juliusb_, unicos, gmarkall, nollan, _franck_, jeremybennett, derRichard, jonibo, giuseppe, O01eg, (+3 more, use /NETSPLIT to show all of them)14:22
-!- Netsplit over, joins: _franck_, O01eg, derRichard, jeremybennett, juliusb_, nollan, unicos, gmarkall, rolloTomasi, jonibo (+3 more)14:28
juliusb_Hmm, this TCL expect stuff is not at all fun15:19
juliusb_I really can't figure out how to do something very simple like check the return code of or1ksim15:19
juliusb_and then TCL is just an abomonation anyway hehe15:21
juliusb_and when this step of trying to hack some bloody test code takes up far more time than it should, you're inclined to just forget about it15:23
_franck_juliusb_: ok, breakpoints works with openocd (don't what what happend....)17:04
_franck_however, once it has stopped, if you clear the bp and continue or stepi is stay where the bp was (the cpu still stop here)17:05
_franck_I think it is the same stall problem I had with my Tcl script...the cpu seems not to recover from a stall/unstall here17:13
juliusb_mmm17:18
juliusb_OK17:18
_franck_that means it works for you, and I may have a bug somewhere ? :)17:19
juliusb_ummm, i would check the caching of that instruction17:47
juliusb_i think it worked for me17:47
_franck_if you mean the substitution of the inscrution by the trap instruction19:16
_franck_and the opposite, it works19:16
juliusb_in the memory? but is the instruction cache being flushed?19:43
_franck_don't know, you're right need to check20:11
juliusb_it could be a useful thing to add to the debugger20:30
juliusb_actually, to force block invalidate of that block the swapped instruction is in20:31
_franck_I'll make a quick test without enabling instruction cache in the RTL config20:39
_franck_disabling instruction cache doesn't change anything21:55
_franck_if I set/remove my breakpoint it doesn't continue. It always break at the same address21:55
_franck_however, if I set npc to 0x100 and continue, it starts again21:56
juliusb_hmmm23:53

Generated by irclog2html.py 2.15.2 by Marius Gedminas - find it at mg.pov.lt!